A novel design for a low dropout (LDO) voltage regulator is presented and dedicated to power many sections of a typical cellular handset. However, these baseband, RF, and audio sections have different requirements that influence which LDO is most appropriate. After discussion of the specific requirements, different LDOs are recommended. Also, some LDO design techniques are briefly discussed to demonstrate how an LDO may be optimized for a specific level of performance. Cellular phone designs require linear regulators with lowdropout, low-noise, high PSRR, low quiescent current (Iq), and low-cost. They need to deliver a stable output and use smallvalue output capacitors. Ideally, one device would have all these characteristics and one low-dropout linear regulator (LDO) could be used anywhere in the phone without worry. But in practice, the various cell phone blocks are best powered by LDOs with different performance characteristics. This paper provides a new design methodology to choosing the right LDO to power each cell phone and especially for the Voltage Phase-Locked loops (VPLLs) blocks. Fabricated in a 0.18 µm CMOS process, the measured results show the adopted topology achieves a better phase noise than the conventional saturation current source. and the spread of the current limitation (without matching) is 100mA, the VPLLs system demonstrates a phase noise of 782 nv/sqrtHz at 100-kHz, and 33 nv/sqrtHz at 1 MHz, while quiescent current 33 µA from a 2.6 V supply voltage.
Introduction
Low dropout regulators (LDOs) are widely used and implemented in most circuit applications to provide regulated power supplies. The increasing demand of performance is especially apparent in mobile batteryoperated products, such as cellular phones, pagers, camera recorders, and laptops [1] [2] [3] [4] [5] [6] [7] . For these products, very high PSRR, low noise regulators are needed. Moreover such high-performance regulators have to be designed in standard low-cost CMOS process, which makes them difficult to realize. For PSRR point of view, as depicted in [2] , this kind of regulator requires a first-stage amplifier with a large gain-bandwidth product (Product of its dc-gain and cut-off frequency, which is typically 10 MHz). This first-stage amplifier performance can be achieved either by a large dc-gain, or by a high cut-off frequency. Compared with switching regulators, LDOs are less expensive, smaller in size and easier to be used. Moreover, the noise of output voltage is lower and the response to input voltage transient and output load transient is faster. These advantages make LDOs suitable for battery-powered equipments, communication systems, portable systems, and post regulators of switching regulators. Among possible process technologies, CMOS technology is very attractive for LDO circuit implementation because of its low cost, low power consumption and potential for future system-onchip integration.
In this paper, a CMOS LDO using new scheme that can maintain system stability with a maximum load current limitation =100 mA is proposed figure1shows the regulator integrated in the system on chip and figure2 shows the schematic of the proposed regulator with power transistor who provide 100mA. Moreover, it can provide stable output under all load conditions with a value of load capacitor equal 2.2 uF. The ESR of the load capacitor can range from zero to some finite value equal 100 mohom. 
Ldo Characterizations
LDO design involves three primary aspects, namely, regulating performance, current efficiency, and operating voltage [I] . These design aspects are explicitly stated in the following design specifications: I ) dropout, 2) line regulation, 3) load regulation, 4) temperature dependence, 5) transient output voltage variation as a result of load current steps, 6) quiescent current, and 7) power supply rejection ratio [I] . Table 1 lists the target specifications for the three LDO architectures. Each of these specifications is discussed in this section. i. Dropout Dropout is the minimum input to output voltage difference at which the LDO ceases to regulate, determined by unacceptable decrease in output voltage. If the maximum current and minimum dropout conditions are not satisfied within the error margin, the LDO is then not performing its regulating function properly. The pass device must be large enough to guarantee the minimum dropout (sourceto-drain or input-to-output voltage difference) while providing the maximum load current. Dropout is simulated by performing a dc sweep on the input voltage and plotting the output voltage. Dropout is the voltage difference between the input voltage and the output voltage at the point where the input voltage is minimum (2.6 V in this case). This point is estimated to be at the minimum input voltage at which the LDO is allowed to operate.
ii. Line Regulation Line regulation is the output voltage change as a result of a specific change in input voltage at a specific load current. Line regulation is simulated by performing a dc sweep on the input voltage and plotting the output voltage, is measured at both the maximum and minimum load currents.
iii. Load Regulation Load regulation is the ratio of the change in output voltage to the change in load current, which is the regulator output resistance, R,LDo. Load regulation is simulated by performing a dc sweep on the load current and plotting the output voltage. Then the load regulation of the regulator is RoLm = 0,001mV iv. Besides, a good current limiting circuit should take some other factors into consideration, such as: low quiescent current and power consumption, few devices, low cost, and soon.
Design Principle of Current Limiting Circuit
The current limiting circuit presented in the paper is showed in Fig. 1 . It comprises output current sampling circuit, constant current limiting circuit and foldback current limiting circuit. Signals VB1 and VB2 are generated by the self-biasing circuit of the error amplifier (We only give the second stage of the amplifier in Fig. 1 ).
The potential of VB2 is constant, and VSG_MP＝VDD-VB1 holds constant as well. MN1 and MP2 make up of the second stage of the error amplifier. AO1 is its input as well as the output of the first stage and AMP_OUT is its output as well as the output of the error amplifier. PW is pass element. PWDNZ is the enable control signal. When it is at high potential, MP1 is off and the circuit works normally.
Simulation and experimental Results of the proposed Voltage Regulator
the architecture of the proposed voltage regulator as shows in Figure 3 which reduces the total cost and facilitates the regulator implantation. The supply voltage denoted as Vin is provided by the rectifier output, and can be as low as 2.6V. the reference voltages VREF =0,75V as bandgap reference circuit [5] with dynamic start-up and turn-on time circuitry is used to generate the required reference voltages and currents the simulation results is shown in figure 4 . The bandgap is supplied from the regulator output, which mitigates the need for high PSRR reference voltage generation. the current limitation of the proposed regulator LDO was simulated and realized from the structure depicted in fig.3 , using a 2.2µF external capacitor on V OUT . This regulator was designed to deliver 3.40V with a maximum load current of 100mA. Figure 5 shows the simulation results of the output noise and PSRR outputs, when the V DD voltage is rising and falling. This indicates, as explained previously, that when V DD rises and is below 2.35V, the P OR signal stays low, and forces V OUT to follow V DD . In these conditions, the total quiescent current for this circuit is below 1µA. For higher values of V DD , the LDO regulates the output voltage V OUT to 2.40V. The maximum quiescent current is obtained for V DD =5.5V, and is equal to 1.5µA. The figure 6 shows that the the phase margin versus iload who verify the stability of our architecture. Figure 7 schows the dc-ligne regulation of the regulator. Then this ultra-low quiescent regulator including the POR was fabricated in a CMOS 0.18 µm process. It has been optimized for quiescent current. The external load capacitor was 2.2µF, the output load current is less or equal than 1mA, and the input voltage V DD is below 5.5V.
The measured total quiescent current was less than 2µA for V DD in the 0V-5.5V range. These measured values are in good accordance with the simulated results above. Table 2 provides comparison between the performance of the proposed LDO regulator and other published designs that are targeted for SoC power management. 
Performance Comparison
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